Free Images: "bestof:Verilog Simple Assignment.svg en A simple assignment in Verilog wire a b c; assign a b c; own Inductiveload 2009-05-23 Logic gates"